🔁 Cache Coherence - hello · Scour

Dissecting Nvidia Blackwell - Tensor Cores, PTX Instructions, SASS, Floorsweep, Yield ⚡Hardware Acceleration

newsletter.semianalysis.com

·1d·

Show HN: Glazyr Viz – Zero-Copy MCP Vision Server via POSIX Shared Memory 🔌CXL

github.com·4d·Hacker News·

CXLRAMSim v1.0: System-Level Exploration of CXL Memory Expander Cards 🔌CXL

arxiv.org·1d·

Intel's upcoming 'Wildcat Lake' low-power series breaks cover in Geekbench listing — 'Core 3 304' is twice as fast in single-core performance versus last-gen ⚙️CPU Microarchitecture

tomshardware.com

·6d·r/hardware·

WheatForce: Learning From CPU Architecture Mistakes ⚙️CPU Microarchitecture

hackaday.com·1d·

Adding a Custom CosmosDB Memory to Azure AI Agent 📬MessagePack

furotmark.github.io·2d·Hacker News·

Reinventing Embedded Memory: Solving The SRAM Scaling Wall 🌊Memory Bandwidth

semiengineering.com·8h·

Deep Dive: Array Internals & Memory Layout 🔗Intrusive Containers

dev.to·17h·DEV·

The "Stop-the-World" Problem: How I Rebuilt My Database's Core to Kill 200ms Latency Spikes 📋Columnar Storage

veniatyrannus993225.substack.com·22h·Substack·

bunnie's blog 🧵Lightweight Threads

bunniestudios.com·2h·

Agentscreator/Engram: Multi-agent memory consistency. Shared, persistent, conflict-aware. 🤝Paxos

github.com·23h·Hacker News·

From 300KB to 69KB per Token: How LLM Architectures Solve the KV Cache Problem 🏗️NUMA

news.future-shock.ai·4d·Hacker News·

Automatic Identification of Parallelizable Loops Using Transformer-Based Source Code Representations 🔲Loop Tiling

arxiv.org·1d·

Overclocking-tolerant and all on-chip CIM processor for energy-efficient edge lightweight AI inference through custom SOT-MRAM and algorithm-circuit synergy 🧠PIM

sciencedirect.com·5d·

'Performance without compromise': AMD debuts first dual 3D V-Cache Ryzen CPU in potential showdown against Threadripper and EPYC siblings ⚡Hardware Acceleration

techradar.com

·1d·

Embracing AI with Claude's C Compiler ⚙️CPU Microarchitecture

chipsandcheese.com·1d·Hacker News·

TurboQuant: Building a Sub-Byte KV Cache Quantizer from Paper to Production 🔢AVX-512

demo.aitherium.com·5d·Hacker News·

TurboQuant tackles the hidden memory problem that's been limiting your local LLMs 🌊Memory Bandwidth

xda-developers.com·2d·

persistent memory for AI coding tools via MCP 🧠Memory Models

memoir.sh·2d·Hacker News·

The memory model for intelligent systems 📈Differential Dataflow

datahike.io·6d·

Loading more...